Logo
Search
Home
Research Terminal
Login
Sign Up
Logo

Archive

Dive into a collection of past posts and rediscover timeless content.

Earnings

We were wrong about SK Hynix.

Aug 3, 2026

•

3 min read

We were wrong about SK Hynix.

Here is what we missed.

Teng Yan
Teng Yan

Earnings

Our forecast on SK Hynix (2Q26)

Jul 28, 2026

•

6 min read

Our forecast on SK Hynix (2Q26)

Tessara's numbers, assumptions and probability range

Teng Yan
Teng Yan

Earnings

The Decoder for SK Hynix's Wednesday Print

Jul 27, 2026

•

1 min read

The Decoder for SK Hynix's Wednesday Print

What will actually matter on the call

Teng Yan
Teng Yan
Alphabet capex & GE Vernova

Jul 22, 2026

•

4 min read

Alphabet capex & GE Vernova

Both report today. Our frame on each, and the calls we’ve put on the record before the prints.

Teng Yan
Teng Yan

Earnings

Our TSMC call: capex rises to $56–60B

Jul 16, 2026

•

2 min read

Our TSMC call: capex rises to $56–60B

Our proprietary read on TSMC before the print + our ASML grade

Teng Yan
Teng Yan

Earnings

Pre-Call: ASML Q2 2026

Jul 14, 2026

•

2 min read

Pre-Call: ASML Q2 2026

Our proprietary read on ASML before the print

Teng Yan
Teng Yan

The Chokepoint

The Chokepoint #10: Analog Chips

Jul 8, 2026

•

6 min read

The Chokepoint #10: Analog Chips

The AI shortage is spreading to chips designed forty years ago, made in fabs nobody builds anymore.

Teng Yan
Arvind
Teng Yan, +1

Research

Research: No Rack Without Taiwan

Jul 3, 2026

•

16 min read

Research: No Rack Without Taiwan

The chips, advanced packaging, substrates, cooling, and racks all run through one island. Plus 7 growing names that ride it

Teng Yan
Arvind
Teng Yan, +1

The Chokepoint

The Chokepoint #9: Selective Etching

Jul 1, 2026

•

7 min read

The Chokepoint #9: Selective Etching

The 2nm bottleneck is somewhere else. One etch step, three suppliers.

Teng Yan
Arvind
Teng Yan, +1
Load more

Tessara

Independent research on the physical bottlenecks behind the AI buildout https://tessara.tech